JPH0423828B2 - - Google Patents
Info
- Publication number
- JPH0423828B2 JPH0423828B2 JP57114717A JP11471782A JPH0423828B2 JP H0423828 B2 JPH0423828 B2 JP H0423828B2 JP 57114717 A JP57114717 A JP 57114717A JP 11471782 A JP11471782 A JP 11471782A JP H0423828 B2 JPH0423828 B2 JP H0423828B2
- Authority
- JP
- Japan
- Prior art keywords
- nitride film
- substrate
- polycrystalline silicon
- layer
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76294—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using selective deposition of single crystal silicon, i.e. SEG techniques
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11471782A JPS595645A (ja) | 1982-07-01 | 1982-07-01 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11471782A JPS595645A (ja) | 1982-07-01 | 1982-07-01 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS595645A JPS595645A (ja) | 1984-01-12 |
JPH0423828B2 true JPH0423828B2 (en]) | 1992-04-23 |
Family
ID=14644852
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11471782A Granted JPS595645A (ja) | 1982-07-01 | 1982-07-01 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS595645A (en]) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1987001239A1 (en) * | 1985-08-15 | 1987-02-26 | Ncr Corporation | Dielectric isolation structure for integrated circuits |
JPS6450439A (en) * | 1987-08-21 | 1989-02-27 | Oki Electric Ind Co Ltd | Manufacture of semiconductor device |
JPH01169940A (ja) * | 1987-12-24 | 1989-07-05 | Mitsubishi Electric Corp | 素子分離構造およびその製造方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5444482A (en) * | 1977-09-14 | 1979-04-07 | Matsushita Electric Ind Co Ltd | Mos type semiconductor device and its manufacture |
US4200973A (en) * | 1978-08-10 | 1980-05-06 | Samuel Moore And Company | Method of making self-temperature regulating electrical heating cable |
-
1982
- 1982-07-01 JP JP11471782A patent/JPS595645A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS595645A (ja) | 1984-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4459325A (en) | Semiconductor device and method for manufacturing the same | |
JPH0355984B2 (en]) | ||
JPH09115921A (ja) | 半導体装置及びその製造方法 | |
JPH025432A (ja) | 半導体装置の製造方法 | |
JPS58220445A (ja) | 半導体集積回路の製造方法 | |
JPH0786296A (ja) | 高速バイポーラトランジスタの製造方法 | |
EP0126292A1 (en) | Semiconductor device having an element isolation layer and method of manufacturing the same | |
JPH0423828B2 (en]) | ||
JPH0974189A (ja) | 半導体装置の製造方法 | |
US4546537A (en) | Method for producing a semiconductor device utilizing V-groove etching and thermal oxidation | |
JPS6310895B2 (en]) | ||
KR940010920B1 (ko) | Soi 구조의 반도체 장치 제조 방법 | |
JPH06112481A (ja) | Mosトランジスタの製造方法 | |
KR950003900B1 (ko) | Soi 구조의 반도체 장치 제조 방법 | |
JPH0661343A (ja) | 半導体装置の製造方法 | |
JPS59138367A (ja) | 半導体装置 | |
JP2500427B2 (ja) | バイポ―ラ型半導体装置の製造方法 | |
JPH0338742B2 (en]) | ||
JPH01214064A (ja) | 絶縁ゲート電界効果トランジスタおよびその製造方法 | |
JPS60126846A (ja) | 半導体装置およびその製造方法 | |
KR930010726B1 (ko) | 반도체 장치의 소자분리방법 | |
JPH0514430B2 (en]) | ||
JPS59177941A (ja) | 素子分離領域の製造方法 | |
JPH0669066B2 (ja) | 半導体装置の製造方法 | |
JPS63245939A (ja) | 半導体装置 |